



Block Diagram

Quanta Computer Inc.

PROJECT : AM7

AM7 GPU Power UP sequence




- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEXVDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up

3.10.2.2 Power-Down Sequence

There is no specific power down sequence required. However, residual voltage from power down should not disrupt the power-up sequence when back to back GPU power-down and power-up take place.


AM7 GPU GC62.0 Entry/Exit sequence




- Note.0 : GPU driver ACPI call SBIOS to disables PCIE link.
- Note.1 : When GC6 2.0 mode, +1.35V_GFX enabled by GC6_FB_EN
- Note.2 : GPU driver ACPI call SBIOS then confirm entry complete by sensing GC6_FB_EN =1, Enable PCIE Link. Then PCH asserts GPU_EVENT#
- Note.3 : SBIOS detects GC6_FB_EN =0, then De-asserts GPU_EVENT#
- P.S. The entire entry and exit sequence must complete within 200 ms


AM7 Optimus GPU On/Off sequence


T0 = 220 us, PEGX_RST# to DGPU_PWR_EN
2.21 ms, DGPU_PWR_EN to DGPU_PWROK




P.S. The entire entry and exit sequence must complete within 200 ms









Sequencing Requirements between PCH VCC3_3 and VCC Core Rail




Sequencing Requirements between PCH VCC1_5 and VCC Core Rail




Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)




SM_DRAMPWRK# Topology



CPU PU/PD setting



PROCHOT# Topology PDG v2.2




Quanta Computer Inc.

PROJECT : AM7

Size	Document Number	Rev
	Haswell 1/5 (PEG/DMI/FDI)	C0
Date:	Thursday, May 08, 2014	Sheet 7 of 51

Haswell Processor (DDR3)


Haswell Processor (DDR3)




Quanta Computer Inc.

PROJECT : AM7

Haswell Processor (DDI,eDP,FDI)




Level Shift



Haswell Processor (POWER)

Layout note:
DC,47W,85ALayout note:
DC,47W,2.1A

SVID

Layout note:
need routing
together and ALERT need
between CLK and DATAOutput capability:
300mAOutput capability:
300mACRB is 22uF & 1uF
DG is 4.7uF & 0.1uF


Reserve to Broadwell




R601,R602 Stuff on the Broadwell platform




Quanta Computer Inc.

PROJECT : AM7






Lynx Point (RTC,IHDA,SATA,JTAG)



HDA




EMI



PCH STRAPPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	ACZ_SPKR R155 *1K 4 NC +3.3V_RUN
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	[12] SUSCLK R156 *1K 4 NC
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	[12] STP_A16OVR R159 *1K 4 NC
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	PCH_INVRMEN R160 330K 4 +3V_RTC R714 330K 4 NC
GPIO51	Boot BIOS Strap bit 1	PWROK	Bit1 Bit0 1 0 Reserved 1 1 SPI 0 0 LPC	BBS_BIT0 R161 10K 4 +3.3V_RUN
SATA1GP/GPIO19	Boot BIOS Strap bit 0	PWROK		
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	[29] PCH_MELOCK 1K 4 R162 HDA_SDO_R
DSWVREN	On Die DSW VR Enable	Always	0 = Disable 1 = Enable Must be PU to VCCRTC	[12] DSWVREN R164 330K 4 +3V_RTC R165 330K 4 NC
GPIO53	DMI AC / DC-Coupling Mode	PWROK	0 = DMI is in AC-coupling mode 1 = DMI is in DC-coupling mode (int PU)	[12] PCH_GPIO53 R628 *1K 4 NC
HDA_DOCK_EN# / GPIO33	DMI TX Termination	PWROK	0 = DMI TX is terminated to VSS (Int PD) 1 = DMI TX is terminated to VCC/2.	PCH_GPIO33 R629 *1K 4 NC +3.3V_RUN

Lynx Point (LPC,SPI,SMBUS,C-LINK,THERMAL)



PCH PU/PD setting


Follow SCH CHKRST v2.0

Follow DG v2.2


Follow SCH CHKRST v2.0 pg27

Leakage Isolation


For DIMMs




RTC Circuitry





RTC Clock 32.768KHz





Lynx Point (Power)




PCH VCCIO Power




Lynx Point (Power)









Lynx Point (GND)




Lynx Point (GND)








VREF SA1 M1/M3 Solution



M3 VREF + M1 VREF





Place on the BOT side Near to JDIM2











PEX_IOVDD/Q : 3300mA

+1.05V_GFX








[PEG Interface]



Quanta Computer Inc.

PROJECT : AM7



[MIOA]

[MIOB]

[MISC_GPIO/I2C/JTAG/THER]

[MISC2_ROM]

BUFRST_N

OVERT

Default: Hynix 4G VRAM

Vendor	Q : P/N	Mfr. P/N	ROM_SI	
Hynix (1.35V)		H5TC4G63AFR-11C	0011	20K PD
Micron (1.35V)		MT41J256M16HA-093G:E	0100	24.9K PD
Samsung (1.35V)		K4W4G1646D-BC1A	0101	30.1K PD

N15P-GT device ID= 0x1391

Netname	N15P-GT	
ROM_SCLK	4.99K PD	0000
ROM_SO	4.99K PD	0000
STRAP0	45.3K PU	

4.99K/F 4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)
 10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1%(0402)
 15K/F 4: CS31502FB24 RES CHIP 15K 1/16W +1%(0402)
 20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)
 24.9K/F 4: CS32492FB16 RES CHIP 24.9K 1/16W +1%(0402)
 30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)
 34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +1%(0402)
 45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +1%(0402)

Logical Strap Bit Mapping

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 15-3. GB2B-64 and GB4B-128 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND and stuff 50KΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND for forward compatibility.			
STRAP2				
STRAP3				
STRAP4				

Table 28. N155-GX and N15P-GT DDR3L Recommended Memories 256Mx16 Configuration


Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3L	Hynix	0x3	1.35 V/ 1.35 V	H5TC4G63AFR-11C	900	N/A	Production candidate
	Micron	0x4	1.35 V/ 1.35 V	MT41J256M16HA-093G:E	900	1322	Production candidate
	Samsung	0x5	1.35V/ 1.35V	K4W4G1646D-BC1A	900	N/A	Post-production candidate

Note: For N155-GX and N15P-GT, the maximum allowable memory case temperature is 85 °C.


Reserve PU/PD for Debug

JTAG TMS R641 *10K 4 NC
 JTAG TDI R642 *10K 4 NC
 JTAG TCK R643 *10K 4 NC
 JTAG TRST# R356 10K 4

1.35V_GFX_EN



Gfx SMBus Isolation









Quanta Computer Inc.
PROJECT : AM7

Size Document Number
N15P-GT - 4/5 (MISC)
 Date: Thursday, May 08, 2014 Sheet 23 of 51 Rev Co


VDD/XVDD : 43A

+VGACORE









HYU 256Mx16, H5TC4G63APR-11C
 MIC 256Mx16, MT41J256M16HA-093G:E
 SAM 256Mx16, K4W4G1646D-BC1A

QBC PN : AKD5PGWTW05---WINBSQ PN : AKD5PGWTW11
 QBC PN : AKD5PZSTL02---WINBSQ PN :
 QBC PN : AKD5PGWT500---WINBSQ PN : NO




162_1 ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402)
 CS11622FB15 RES CHIP 162 1/16W +-1%(0402)







162_1% ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402)
CS11622FB15 RES CHIP 162 1/16W +-1%(0402)




+1.35V_GFX
Please close to M3






+1.35V_GFX
Please close to M4




Quanta Computer Inc.
PROJECT : AM7







162_1k ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402)
CS11622FB15 RES CHIP 162 1/16W +-1%(0402)



Quanta Computer Inc.
PROJECT : AM7




29



BID0	000	0.5V PU 100K	OPT1
BID0	001	1.0V PU 45.3K	DVT1 (X01)
BID0	010	1.5V PU 24.3K	DVT2 (X02)
BID0	100	2.0V PU 12K	PILOT (AOO)
BID0	101	2.5V PU 6.49K	
BID0	110	3.0V PU 1.65K	
BID0	111	0V NO PU	

BID1	000	0.5V PU 100K	EVT (X00)
BID1	001	1.0V PU 45.3K	DVT1 (X01)
BID1	010	1.5V PU 24.3K	DVT2 (X02)
BID1	100	2.0V PU 12K	
BID1	101	2.5V PU 6.49K	
BID1	110	3.0V PU 1.65K	
BID1	111	0V NO PU	

For EC 4Mbit (512K Byte) For Share ROM 64Mbit (8M Byte)




RTC BATTERY


30

(non Rechargeable BATT)


Layout note:
30mils




For PCH 32Mbit (4M Byte)



TP for ICT flash BIOS process



EMI




Quanta Computer Inc.



PROJECT : AM7

FLASH / RTC


SATA HDD Connector



ODD








Support Zero power ODD




Quanta Computer Inc.
PROJECT : AM7



32




Parts	ALC3234 N/A	ALC3223 AL003223000
R697	0Ω	NC
R698	NC	20KΩ 1% CS32002FB29
R699	200KΩ 5% CS42002FB12	39.2KΩ 1% CS33922FB15
R700	100KΩ 5% CS41002JB20	NC
R734	0Ω	NC




Universal Audio Jack
(ALC3223 supported iPhone/Nokia headset, Headphone, Line-In and Microphone)




To solve the background noise while combojack connecting to an active speaker and system entry into S3/S4/S5 without analog power





Normally DC-DET pin is low level to turn on Power Switch(Q5)
When DC be detected from Class D output,DC-DET pin is floating to turn off Power Switch(Q5)




Only for ALC3234



Subwoofer Amp





$+VCC_AMP \geq 30\text{mils}$




Output Gain Table


GAIN1	GAIN2	Gain(Differential)
0	0	11dB
1	0	14dB
0	1	19dB
1	1	25dB




Close to CN4




LCD_VCC




BAK_EN



Brightness Power




Brightness Control




Quanta Computer Inc.
PROJECT : AM7

INT HDMI

[9] INT_HDMI_TXP2	INT_HDMI_TXP2	C542	1	2	0.1U/16V/X7R_4	HDMI TX2+ R
[9] INT_HDMI_TXN2	INT_HDMI_TXN2	C543	1	2	0.1U/16V/X7R_4	HDMI TX2- R
[9] INT_HDMI_TXP1	INT_HDMI_TXP1	C544	1	2	0.1U/16V/X7R_4	HDMI TX1+ R
[9] INT_HDMI_TXN1	INT_HDMI_TXN1	C545	1	2	0.1U/16V/X7R_4	HDMI TX1- R
[9] INT_HDMI_TXP0	INT_HDMI_TXP0	C546	1	2	0.1U/16V/X7R_4	HDMI TX0+ R
[9] INT_HDMI_TXN0	INT_HDMI_TXN0	C547	1	2	0.1U/16V/X7R_4	HDMI TX0- R
[9] INT_HDMI_TXCP	INT_HDMI_TXCP	C548	1	2	0.1U/16V/X7R_4	HDMI CLK+ R
[9] INT_HDMI_TXCN	INT_HDMI_TXCN	C549	1	2	0.1U/16V/X7R_4	HDMI CLK- R




DVT2




HDMI HPD SENSE: HIGH ACTIVE

Control by HDMI device
W/ device : HIGH
W/O device : LOW


[12] INT_HDMI_HPD



Reserve for EMI and close to HDMI CONN



HDMI Conn.



$$I_b = (V_b - V_{be(sat)}) / R_b$$

$$I_c = (V_c - V_{ce(sat)}) / R_c$$

$$I_b \gg (I_c / 40-70)$$

$$(3.3-0.25)/20 = 152.5\mu A$$


$$152.5/40-70 = 3.8125 \sim 2.179 \mu A$$

$$(2.9-2.1)/3.8125 = 183.6K$$




Quanta Computer Inc.
PROJECT : AM7


Keyboard Connector




Key board illumination



$V_{i(on_max)} = -1.4V$
 $V_{i(off_min)} = -0.3$




Touch Pad Connector




Quanta Computer Inc.
PROJECT : AM7

3VALW ON POWER LOGIC


37





Close to H3



Close to H8




DVT2




Quanta Computer Inc.
PROJECT : AM7

FAN CONN




HWPG

38



THERMAL IC



SYS_SHD#	2K	7.5K	10.5K	14K	18.7K
ALERT#					
2K	77'C	87'C	97'C	107'C	117'C
7.5K	79'C	89'C	99'C	109'C	119'C
10.5K	81'C	91'C	101'C	111'C	121'C
14K	83'C	93'C	103'C	113'C	123'C
18.7K	85'C	95'C	105'C	115'C	125'C




Quanta Computer Inc.


PROJECT : AM7

I continuous 1.5A
OC 2.0A M13 Request


USB3.0/2.0 COMBO X 1




close to conn




DVT2




ESD Function
Place ESD diodes as close as USB connector.



+USB_SIDE1_PWR






Need closed to CN8





USBP0_BUS_SW_CB0	Mode	Operating at
High	CDP	S0, 1.5 A
Low	DCP, Auto-detect	S3/S4/S5, 2.1/1.5 A


USB Power share




DVT2




Need closed to CN9




OC limitation	R89	mA
	22.6k ohm	2224
	23.2k ohm	2167



Place close to
Connector







SD / MMC CARD READER



Quanta Computer Inc.



PROJECT : AM7

Card Reader RTS5176E




Quanta Computer Inc.
PROJECT : AM7


MB to IO BD Connector




Battery LED



LAN POWER




Quanta Computer Inc.
PROJECT : AM7




The ESD is highly potential issue on PSID pin(Q1), a Gate-Source zener for ESD ruggedness, such as FDV301N(Fairchild) is recommended or able to sustain 6KV ESD protection.



Quanta Computer Inc.
PROJECT : AM7






Quanta Computer Inc.

PROJECT : AM7


Size	Document Number	Rev
	1.05V_RUN (RT8228AZQW)	B0
Date:	Thursday, May 08, 2014	Sheet 47 of 51





Quanta Computer Inc.

PROJECT : AM7

Size	Document Number	Rev
	1.5V (G9661)	B0
Date:	Thursday, May 08, 2014	Sheet 48 of 51





Quanta Computer Inc.

PROJECT : AM7

Size	Document Number	Rev
		CO
Date:	Thursday, May 08, 2014	Sheet 51 of 51

SUS_RUN Power Switch